Enhancing a VHDL Based Design Methodology with Application Specific Data Abstraction
نویسنده
چکیده
VHDL has successfully been introduced into the design methodology for VLSI ASICs. This paper describes a high-level data abstraction and supporting tool that enhance this methodology in the telecommunication application domain. A significant performance gain was obtained by introducing the data abstraction outside the VHDL simulator. The enhanced methodology has been used in current ASIC designs with good results.
منابع مشابه
Application of object-orientation to HDL-based designs
The increase in the scale of VLSI circuits over the last two decades has been of great importance to the development process. To cope with this evergrowing design complexity. new development techniques and methodologies have been researched and applied. The early 90's have witnessed the uptake of a new kind of design methodology based on Hardware Description Languages (HDL). This methodology ha...
متن کاملTeaching Top-down Design Using VHDL and CPLD
This paper presents a teaching experience in using VHDL and CPLD in the senior digital design course. The course focus on teaching the top-down design methodology through hands-on experiments. The industrial available tools — Maxplus2, made possible through Altera’s University Program, provide our students a smooth transition from academic concepts to industrial practice. VHDL, the industrial s...
متن کاملApplication of a Testing Framework to VHDL Descriptions at Different Abstraction Levels
The test problem increasingly affects system design process, related costs and time to market. Requirements from VLSI/WSI manufacturers are for fast and reliable testability tools, with the possibility of their introduction in early phases of design. This paper presents a global toolset architecture for testability analysis and test pattern generation. Three abstraction levels are considered in...
متن کاملDevelopment of Web-Based Educational Modules for Developing VHDL Models of Digital Systems
Electrical Engineering (ABSTRACT) Hardware description languages (HDLs) such as VHDL have made it possible for circuit and board designs to be done without resorting to paper, allowing computers to manage the design database and automate the translation between various representations of the system. Although VHDL modeling can provide a bonanza of benefits, VHDL models must be used effectively t...
متن کاملA Testing Methodology for VHDL Based High-Level Designs
The test problem increasingly affects system design process, related costs and time to market. Requirements from VLSI/WSI manufacturers are for fast and reliable testability tools, with the possibility of their introduction in early phases of design. In this paper we describe the different abstraction levels at which testability analysis will be applied in the REQUEST Project. The global tool-s...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1995